AN 702: Interfacing a USB PHY to the Hard Processor System USB 2.0 OTG Controller

ID 683601
Date 9/22/2017
Public
Document Table of Contents

1.2.1. USB Controller Timing Requirements

Table 2.  HPS USB Controller Media Access Controller (MAC) Timing Requirements

Symbol

Description

Min

Typ

Max

Units

Tclk

USB CLK clock period

-

16.67

-

ns

MAC Td

CLK to USB_STP/USB_DATA[7:0] output delay

4.4 -

11.0

ns

MAC Tsu

Setup time for USB_DIR/USB_NXT/USB_DATA[7:0]

2.0

- -

ns

MAC Th

Hold time for USB_DIR/USB_NXT/USB_DATA[7:0]

1.0

- -

ns