Low Latency Ethernet 10G MAC Intel® Cyclone® 10 GX FPGA IP Design Example User Guide

ID 683354
Date 11/30/2020
Public
Document Table of Contents

2.3. Functional Description

Figure 6. Block Diagram—10GBASE-R Ethernet Design Example