EPCQ-A Serial Configuration Device Datasheet

Download PDF
ID 683818
Date 10/01/2019
Public
Document Table of Contents
Document Table of Contents x
1. EPCQ-A Serial Configuration Device Datasheet
1. EPCQ-A Serial Configuration Device Datasheet x
1.1. Supported Devices 1.2. Features 1.3. Operating Conditions 1.4. Pin Information 1.5. Device Package and Ordering Code 1.6. Memory Array Organization 1.7. Memory Operations 1.8. Status Register 1.9. Summary of Operation Codes 1.10. Power Mode 1.11. Timing Information 1.12. Programming and Configuration File Support 1.13. Appendix: SFDP Register Definitions 1.14. Document Revision History for the EPCQ-A Serial Configuration Device Datasheet
1.3. Operating Conditions x
1.3.1. Absolute Maximum Ratings 1.3.2. Recommended Operating Conditions 1.3.3. DC Operating Conditions 1.3.4. AC Measurement Conditions 1.3.5. ICC Supply Current 1.3.6. Capacitance
1.4. Pin Information x
1.4.1. Pin-Out Diagram for EPCQ4A, EPCQ16A and EPCQ32A Devices 1.4.2. Pin-Out Diagram for EPCQ64A and EPCQ128A Devices 1.4.3. EPCQ-A Device Pin Description
1.5. Device Package and Ordering Code x
1.5.1. Package 1.5.2. Ordering Code
1.6. Memory Array Organization x
1.6.1. Address Range for EPCQ4A 1.6.2. Address Range for EPCQ16A 1.6.3. Address Range for EPCQ32A 1.6.4. Address Range for EPCQ64A 1.6.5. Address Range for EPCQ128A
1.7. Memory Operations x
1.7.1. Timing Requirements
1.8. Status Register x
1.8.1. Read Status Operation 1.8.2. Write Status Operation
1.9. Summary of Operation Codes x
1.9.1. Read Bytes Operation (03h) 1.9.2. Fast Read Operation (0Bh) 1.9.3. Extended Dual Input Fast Read Operation (BBh) 1.9.4. Extended Quad Input Fast Read Operation (EBh) 1.9.5. Read Device Identification Operation (9Fh) 1.9.6. Read Silicon Identification Operation (ABh) 1.9.7. Write Enable Operation (06h) 1.9.8. Write Disable Operation (04h) 1.9.9. Write Bytes Operation (02h) 1.9.10. Quad Input Fast Write Bytes Operation (32h) 1.9.11. Erase Bulk Operation (C7h) 1.9.12. Erase Sector Operation (D8h) 1.9.13. Erase Subsector Operation (20h) 1.9.14. Read SFDP Register Operation (5Ah)
1.11. Timing Information x
1.11.1. Write Operation Timing 1.11.2. Read Operation Timing
1. EPCQ-A Serial Configuration Device Datasheet

1.8.1. Read Status Operation

The status register can be read continuously and at anytime, including during a write or erase operations.

Figure 4. Read Status Operation Timing Diagram
Table 17.  Block Protection Bits in EPCQ4A
Status Register Content Memory Content
TB Bit BP2 Bit BP1 Bit BP0 Bit Protected Area Unprotected Area
x 0 0 0 None All sectors
0 0 0 1 Sector 7 Sectors (0 to 6)
0 0 1 0 Sectors (6 to 7) Sectors (0 to 5)
0 0 1 1 Sectors (4 to 7) Sectors (0 to 3)
1 0 0 1 Sector 0 Sectors (1 to 7)
1 0 1 0 Sectors (0 to 1) Sectors (2 to 7)
1 0 1 1 Sectors (0 to 3) Sectors (4 to 7)
x 1 x x All sectors None
Table 18.  Block Protection Bits in EPCQ16A
Status Register Content Memory Content
TB Bit BP2 Bit BP1 Bit BP0 Bit Protected Area Unprotected Area
0 0 0 0 None All sectors
0 0 0 1 Sector 31 Sectors (0 to 30)
0 0 1 0 Sectors (30 to 31) Sectors (0 to 29)
0 0 1 1 Sectors (28 to 31) Sectors (0 to 27)
0 1 0 0 Sectors (24 to 31) Sectors (0 to 23)
0 1 0 1 Sectors (16 to 31) Sectors (0 to 15)
0 1 1 0 All sectors None
0 1 1 1 All sectors None
1 0 0 0 None All sectors
1 0 0 1 Sector 0 Sectors (1 to 31)
1 0 1 0 Sectors (0 to 1) Sectors (2 to 31)
1 0 1 1 Sectors (0 to 3) Sectors (4 to 31)
1 1 0 0 Sectors (0 to 7) Sectors (8 to 31)
1 1 0 1 Sectors (0 to 15) Sectors (16 to 31)
1 1 1 0 All sectors None
1 1 1 1 All sectors None
Table 19.  Block Protection Bits in EPCQ32A
Status Register Content Memory Content
TB Bit BP2 Bit BP1 Bit BP0 Bit Protected Area Unprotected Area
0 0 0 0 None All sectors
0 0 0 1 Sector 63 Sectors (0 to 62)
0 0 1 0 Sectors (62 to 63) Sectors (0 to 61)
0 0 1 1 Sectors (60 to 63) Sectors (0 to 59)
0 1 0 0 Sectors (56 to 63) Sectors (0 to 55)
0 1 0 1 Sectors (48 to 63) Sectors (0 to 47)
0 1 1 0 Sectors (32 to 63) Sectors (0 to 31)
0 1 1 1 All sectors None
1 0 0 0 None All sectors
1 0 0 1 Sector 0 Sectors (1 to 63)
1 0 1 0 Sectors (0 to 1) Sectors (2 to 63)
1 0 1 1 Sectors (0 to 3) Sectors (4 to 63)
1 1 0 0 Sectors (0 to 7) Sectors (8 to 63)
1 1 0 1 Sectors (0 to 15) Sectors (16 to 63)
1 1 1 0 Sectors (0 to 31) Sectors (32 to 63)
1 1 1 1 All sectors None
Table 20.  Block Protection Bits in EPCQ64A
Status Register Content Memory Content
TB Bit BP2 Bit BP1 Bit BP0 Bit Protected Area Unprotected Area
0 0 0 0 None All sectors
0 0 0 1 Sectors (126 to 127) Sectors (0 to 125)
0 0 1 0 Sectors (124 to 127) Sectors (0 to 123)
0 0 1 1 Sectors (120 to 127) Sectors (0 to 119)
0 1 0 0 Sectors (112 to 127) Sectors (0 to 111)
0 1 0 1 Sectors (96 to 127) Sectors (0 to 95)
0 1 1 0 Sectors (64 to 127) Sectors (0 to 63)
0 1 1 1 All sectors None
1 0 0 0 None All sectors
1 0 0 1 Sectors (0 to 1) Sectors (2 to 127)
1 0 1 0 Sectors (0 to 3) Sectors (4 to 127)
1 0 1 1 Sectors (0 to 7) Sectors (8 to 127)
1 1 0 0 Sectors (0 to 15) Sectors (16 to 127)
1 1 0 1 Sectors (0 to 31) Sectors (32 to 127)
1 1 1 0 Sectors (0 to 63) Sectors (64 to 127)
1 1 1 1 All sectors None
Table 21.  Block Protection Bits in EPCQ128A
Status Register Content Memory Content
TB Bit BP2 Bit BP1 Bit BP0 Bit Protected Area Unprotected Area
0 0 0 0 None All sectors
0 0 0 1 Sectors (252 to 255) Sectors (0 to 251)
0 0 1 0 Sectors (248 to 255) Sectors (0 to 247)
0 0 1 1 Sectors (240 to 255) Sectors (0 to 239)
0 1 0 0 Sectors (224 to 255) Sectors (0 to 223)
0 1 0 1 Sectors (192 to 255) Sectors (0 to 191)
0 1 1 0 Sectors (128 to 255) Sectors (0 to 127)
0 1 1 1 All sectors None
1 0 0 0 None All sectors
1 0 0 1 Sectors (0 to 3) Sectors (4 to 255)
1 0 1 0 Sectors (0 to 7) Sectors (8 to 255)
1 0 1 1 Sectors (0 to 15) Sectors (16 to 255)
1 1 0 0 Sectors (0 to 31) Sectors (32 to 255)
1 1 0 1 Sectors (0 to 63) Sectors (64 to 255)
1 1 1 0 Sectors (0 to 127) Sectors (128 to 255)
1 1 1 1 All sectors None
Level Two Title