HDMI Intel® FPGA IP User Guide

ID 683798
Date 3/03/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

9.3.1.2. IRQ_STATUS (0x02)

Table 126.  IRQ_STATUS (0x02)
Name Bit Access Description Reset
Reserved 31:13 - - -
AVI Infoframe 12 W1C Indicates a change in the contents of the received AVI infoframe 0x0
Colour depth 11 W1C Indicates a change in the colour depth of the received video. 0x0
Reserved 10:7 - - -
Buffer full 6 W1C Indicates when the user packet buffer is full. 0x0
AV Mute 5 W1C Indicates a change in status of AV mute flags. 0x0
Reserved 4 - - -
TMDS Ratio 3 W1C Indicates the status of the TMDS ratio interrupt. 0x0
Reserved 2:1 - - -
Cable Detect 0 W1C Indicates the status of the cable detect interrupt. 0x0