Visible to Intel only — GUID: tjj1475785592844
Ixiasoft
1. Intel® FPGA SDK for OpenCL™ Intel® Arria® 10 SoC Development Kit Reference Platform Porting Guide
2. Developing an Intel Arria 10 SoC Custom Platform
3. Building the Software and SD Card Image for the Intel® Arria® 10 SoC Development Kit Reference Platform
4. Intel® FPGA SDK for OpenCL™ Intel® Arria® 10 SoC Development Kit Reference Platform Porting Guide Archives
5. Document Revision History for Intel® FPGA SDK for OpenCL™ : Intel® Arria® 10 SoC Development Kit Reference Platform Porting Guide
1.1. Intel Arria 10 SoC Development Kit Reference Platform: Prerequisites
1.2. Features of the Intel Arria 10 SoC Development Kit Reference Platform
1.3. Intel Arria 10 SoC Development Kit Reference Platform Board Variants
1.4. Contents of the Intel Arria 10 SoC Development Kit Reference Platform
1.5. Changes in Intel Arria 10 SoC Development Kit Reference Platform from 17.0 to 17.1
1.6. Changes in Intel Arria 10 SoC Development Kit Reference Platform from 17.1.2 to 18.0
2.1. Initializing an Intel Arria 10 SoC Custom Platform
2.2. Modifying Your Intel Arria 10 SoC Custom Platform
2.3. Integrating Your Intel Arria 10 SoC Custom Platform with the Intel® FPGA SDK for OpenCL™
2.4. Changing the Device Part Number
2.5. Modifying the Kernel PLL Reference Clock
2.6. Modifying the Hard Processor System
2.7. Guaranteeing Timing Closure in the Intel Arria 10 SoC Custom Platform
2.8. Generating the base.qar Post-Fit Netlist for Your Intel Arria 10 SoC FPGA Custom Platform
Visible to Intel only — GUID: tjj1475785592844
Ixiasoft
3.5.1. Layout of the OpenCL Micro SD Card
The micro SD card that the Arria 10 GSRD uses has three partitions, each containing different parts of the OpenCL™ SD card image.
| Location | File Name | Description |
|---|---|---|
| Partition 1 | socfpga_arria10_socdk_sdmmc.dtb | The device tree blob that describes the peripherals available to the system. Refer to Compiling the Device Tree Blob for more information. |
| socfpga.rbf | The full-chip .rbf (Raw Binary file) file generated from Quartus compile. This is different from the PR .rbf file. Refer to Generating Full-Chip Programming File for SD Card Image for more details. |
|
| zImage | The compressed kernel image. Refer to Recompiling the Linux Kernel for the Intel Arria® 10 SoC Development Kit for more information. | |
| Partition 2 | Various rootfs files | Partition 2 is a Linux partition that contains the uncompressed root file system (rootfs). You modify this partition in Creating the SD Card Image. |
| Partition 3 | uboot_w_dtb-mkpimage.bin | Partition 3 must be of type a2. The Master Boot Record recognizes the partition and then loads the uboot_w_dtb-mkpimage.bin bootloader from it.
Note: The uboot_w_dtb-mkpimage.bin file is written into the a3 partition.
Generating U-boot and device tree section in Arria 10 GSRD user manual or the Boot Tools User Guide chapter of the Intel SoC FPGA Embedded Design Suite User Guide describes how to create the uboot_w_dtb-mkpimage.bin file and provides information on the relevant tools. |