Description
You may see this error in the Intel® Quartus® Prime Pro software when using LVDS SERDES Intel FPGA IP with Intel Stratix® 10 devices. This error is occurs when the input clock signal of the IOPLL is being sourced through the FPGA core
Resolution
To avoid this error, provide the input clock signal to the IOPLL through dedicated clock pins.