Article ID: 000086620 Content Type: Troubleshooting Last Reviewed: 10/20/2021

Why does reconfiguration of Intel® Stratix® 10 MX devices fail when the hbm_only_reset_in port of High Bandwidth Memory (HBM2) Interface Intel® FPGA IP is connected to the output of Intel® FPGA Reset Release FPGA IP or other core logic?

Environment

  • Intel® Quartus® Prime Pro Edition
  • High Bandwidth Memory (HBM2) Interface Intel® FPGA IP
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT

    Critical Issue

    Description

    When using Intel® Quartus® Prime Pro Edition Software version 21.1 and earlier, performing reconfiguration of Intel® Stratix® 10 MX devices in user mode will fail if the hbm_only_reset_in port for High Bandwidth Memory (HBM2) Interface Intel® FPGA IP is connected to the output of Intel® FPGA Reset Release FPGA IP or other core logic.

    During reconfiguration, if the hbm_only_reset_in is driven with logic value 1'b1, then the High Bandwidth Memory (HBM2) Interface Intel® FPGA IP will always be in reset state and result in configuration failure.

    Resolution

    To work around this problem, download and install patch 0.24fw for the Intel® Quartus® Prime Pro Edition Software version 21.1 from the appropriate link below.

    You may reuse an existing SOF file to generate the .jic or .rpd file after the patch is installed. 

     

    This problem is fixed starting with the Intel® Quartus® Prime Pro Edition Software version 21.2.

    Related Products

    This article applies to 1 products

    Intel® Stratix® 10 MX FPGA