Article ID: 000085097 Content Type: Troubleshooting Last Reviewed: 07/25/2023

Why does the Altera PLL IP signal phase_done not assert in gate-level simulation of dynamic phase shift?

Environment

  • Quartus® II Subscription Edition
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to a problem in the Quartus® II software version 15.0.2 and earlier, phase_done may not assert after a phase shift by phase_en pulse in the gate-level simulation of dynamic phase shift with Altera PLL IP.

    This problem affects simulation only. 

    Resolution

    This problem is fixed in the Intel® Quartus® Prime Standard Software version 16.0

    Related Products

    This article applies to 15 products

    Cyclone® V GT FPGA
    Stratix® V GX FPGA
    Cyclone® V GX FPGA
    Stratix® V GT FPGA
    Stratix® V GS FPGA
    Arria® V GZ FPGA
    Arria® V SX SoC FPGA
    Cyclone® V ST SoC FPGA
    Arria® V ST SoC FPGA
    Arria® V GX FPGA
    Arria® V GT FPGA
    Cyclone® V E FPGA
    Stratix® V E FPGA
    Cyclone® V SE SoC FPGA
    Cyclone® V SX SoC FPGA