Article ID: 000082439 Content Type: Troubleshooting Last Reviewed: 06/30/2014

Migrating your Stratix V device design from the Quartus II software release version 13.1 to release version 14.0 generates error messages

Environment

  • Quartus® II Subscription Edition
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT

    Critical Issue

    Description

    When you upgrade your Stratix® V device design IP from the Quartus® II software release version 13.1 to release version 14.0, you might generate the following error messages:

    Error (138003): Can't write incremental compilation assignments. Quartus II Settings File D:/altera/14.0/tiger_test/top_restored_upgrade/top.qsf is unwritable. Error (140001): Can't write LogicLock assignments. The Quartus II Settings File D:/altera/14.0/tiger_test/top_restored_upgrade/top.qsf is unwritable.
    Resolution

    You can ignore these error messages; your project will successfully compile.

    Related Products

    This article applies to 1 products

    Stratix® V FPGAs

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.