Description
MLAB memory types only support a specific "Mixed Port Read-During-Write for Single Input Clock RAM" value when both the Read Address registers and Output registers are being used.
If either of these register stages are disabled then the MLAB memory will default to don't care for Mixed Port Read-During-Write operations.
Resolution
None