Description
When pipe_rx_polarity is asserted to invert the lane polarity, it may take up to 24 PCLKs rather than up to 20 PCLKs in Gen1/2 for the inverted data to appear on the rx_parallel_data bus.