Article ID: 000075546 Content Type: Troubleshooting Last Reviewed: 12/30/2022

Why doesn't my Hard IP for PCI Express HIP Reconfiguration block dynamically change the configuration register values?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Due to a Quartus® II software limitation in the Hard IP Reconfiguration block, the ability to dynamically change read-only Configuration Space registers is failing.

Resolution

There are two possible workarounds for issue:

1) Use an LPM_CONSTANT Megafunction to generate your required input to the Hard IP, including the address (read and write) and writedata, for the required dynamic reconfiguration. Each address must be unique unless you are using the In-System Sources and Probe Editor.

2) Use sld_mod_ram_rom as shown in the design example linked below:

 

hip-reconfig-workaround.qar

Related Products

This article applies to 15 products

Stratix® V GX FPGA
Stratix® V E FPGA
Cyclone® V ST SoC FPGA
Cyclone® V E FPGA
Cyclone® V SX SoC FPGA
Stratix® V GS FPGA
Stratix® V GT FPGA
Cyclone® V GX FPGA
Cyclone® V SE SoC FPGA
Cyclone® V GT FPGA
Arria® V ST SoC FPGA
Arria® V GZ FPGA
Arria® V GX FPGA
Arria® V SX SoC FPGA
Arria® V GT FPGA