Intel® I/O Controller Hub (Intel® ICH) / Platform Controller Hub (PCH) Family Real Time Clock (RTC)

Electrical, Mechanical, and Thermal Specification (EMTS) - AP-728

April 2012
# Revision History

<table>
<thead>
<tr>
<th>Document #</th>
<th>Rev.</th>
<th>Draft/Changes</th>
<th>Date</th>
</tr>
</thead>
<tbody>
<tr>
<td>292276</td>
<td>001</td>
<td>Initial Release</td>
<td>March 2001</td>
</tr>
<tr>
<td></td>
<td>002</td>
<td>General updates</td>
<td>August 2001</td>
</tr>
<tr>
<td></td>
<td>003</td>
<td>ICH4 updates</td>
<td>May 2002</td>
</tr>
<tr>
<td></td>
<td>004</td>
<td>ICH5 updates</td>
<td>June 2003</td>
</tr>
<tr>
<td></td>
<td>005</td>
<td>ICH6 update. Also changed RTCRST# RC for ICH4-6</td>
<td>June 2004</td>
</tr>
<tr>
<td></td>
<td>006</td>
<td>ICH7 update.</td>
<td>April 2005</td>
</tr>
<tr>
<td></td>
<td>007</td>
<td>ICH8 update</td>
<td>May 2006</td>
</tr>
<tr>
<td></td>
<td>008</td>
<td>ICH9 update</td>
<td>September 2007</td>
</tr>
<tr>
<td></td>
<td>009</td>
<td>ICH10 / Intel® 5 Series Chipset and Intel® 3400 Series Chipset / Intel® C200 Series Chipset and later Client PCHs update</td>
<td>April 2012</td>
</tr>
</tbody>
</table>
Chipsets using an Intel® I/O Controller Hub (Intel® ICH) family component, an Intel® 5 Series Chipset, an Intel® 3400 Series Chipset, an Intel® C200 Series Chipset or later client Platform Controller Hub (PCH) (referred to as ICH/PCH for the remainder of this document) use a crystal circuit to generate a low-swing 32 kHz input sine wave. This input is amplified and driven back to the crystal circuit via the RTCX2 signal.

Internal to the ICH/PCH, the RTCX1 signal is amplified to drive internal logic as well as generate a free running full swing clock output for system use. This output pin of the ICH/PCH is called SUSCLK. This is illustrated in Figure 1.

Figure 1. Input and Output of the Intel® ICH/PCH RTC Circuit

The low-swing 32.768 kHz clock source is generated by a circuit implemented on the motherboard (external to the ICH/PCH component). The schematic is illustrated in the following figures:
Figure 2. **Intel® ICH1/2/3 RTC External Circuit**

![Diagram of Intel® ICH1/2/3 RTC External Circuit]

**Notes:**
- Reference Designators Arbitrarily Assigned
- 3.3V Sus is Active Whenever System Plugged In
- Vbatt is Voltage Provided By Battery

VCCRTC, RTCX1, and RTCX2 are ICHn pins
VBIAS is used to bias the ICH1/2/3/4 Internal Oscillator
VCCRTC powers the RTC well of the ICHn
RTCX1 is the input to the Internal Oscillator
RTCX2 is the feedback for the external crystal

Figure 3. **Intel® ICH4 RTC External Circuit**

![Diagram of Intel® ICH4 RTC External Circuit]

**Notes:**
- The circuit changes from ICH3 are as follows:
  1. For VccRTC and VBIAS, the use of one 1KΩ resistor near the coin battery instead of two 1KΩ resistors.
  2. The use of a 0.1µF decoupling capacitor near the ball of VccRTC.
  3. The original 1µF capacitor moved near the coin battery after the diode.
Background – External RTC Circuit

Figure 4. Intel® ICH5/6/7/8 RTC External Circuit

![Diagram of Intel® ICH5/6/7/8 RTC External Circuit]

Note: The circuit change from ICH4 is the external VBIAS circuit has been integrated into ICH5/6/7/8.

Figure 5. Intel® ICH9/ICH10/Intel® 5 Series Chipset and Intel® 3400 Series Chipset RTC External Circuit

![Diagram of Intel® ICH9/ICH10/Intel® 5 Series Chipset and Intel® 3400 Series Chipset RTC External Circuit]

Note: The circuit change from ICH8 is the addition of SRTCST# implementation.
The crystal network employs R1, C1, and C2 to generate the 32.768 kHz sine wave. Actual values for these components are dependent on the crystal component specification, trace lengths on the motherboard, and the crystal’s load capacitance.

For ICH9/ICH10/Intel® 5 Series Chipset and Intel® 3400 Series Chipset, SRTCRST# is used to reset portions of the Intel® Management Engine (Intel® ME) and should not be connected to a jumper or button on the platform. The only time this signal gets asserted (driven low in combination with RTCRST#) should be when the coin cell battery is removed or not installed and the platform is in the G3 state. Pulling this signal low independently (without RTCRST# also being driven low) may cause the platform to enter an indeterminate state. Similar to RTCRST#, it is imperative that SRTCRST# not be pulled low in the S0 to S5 states.
2 RTC External Battery Connection

The RTC module requires an external battery connection to maintain its functionality and its RAM while the ICH/PCH is not powered by the system.

The recommended batteries are: Duracell 2032, 2025, or 2016, which can give many years of operation.

Batteries are rated by storage capacity. The battery life can be calculated by dividing the capacity by the average current required. For example, if the battery storage capacity is 170 mAh (assumed usable) and the average current required is 5 μA, the battery life will be at least:

\[
170,000 \ \mu\text{Ah} / 5 \ \mu\text{A} = 34,000 \text{ h} = 3.88 \text{ years.}
\]

The voltage of the battery can affect the RTC accuracy. VccRTC must be greater than the min voltage specification at all times to ensure the accuracy of the RTC clock and correctly storing RTC SRAM data. Please refer to specific component datasheet for VccRTC min voltage value.

The battery must be connected to the ICH/PCH via isolation diode circuit. The diode circuit allows the ICH/PCH’s RTC-well to be powered by the battery when the system power is not available, but by the system power when it is available. To do this, the diodes are set to be reverse biased when the system power is not available. Figure 2, Figure 3, and Figure 4 have the example of a diode circuitry that is used.

As noted, a standby power supply should be used in desktop and mobile system to provide continuous power to the RTC when available, which will significantly increase the RTC battery life.
The ICH/PCH module requires an external oscillating source of 32.768 kHz connected on RTCX1 and RTCX2 pins. Figure 7 represents the internal and external circuitry that comprise the oscillator of the RTC.

**Figure 7.** External and Internal Circuitry for the RTC Oscillator

C1, C2 are the required external capacitors that affect the accuracy of the RTC. Choose the right capacitor value for C1 and C2, and the tolerance should be less than or equal to 5%; both are important to maintain RTC accuracy. Section 3.1 presents some guidelines for choosing these values.

**Note:**

Even if the ICH/PCH internal RTC is not used, it is still necessary to supply clock input to X1 of the ICH/PCH because other signals are gated off that clock in suspend modes. In this case, an oscillator or a single clock input can be used to drive into X1 with X2 left as no connect; please refer to specific component datasheet for RTC X1 input voltage max value. Figure 8 illustrates the connection. However, this is not a validated or supported configuration.

**Figure 8.** Clock Input Connection to X1, X2 Pins When Not Using Internal RTC
3.1 RTC External Capacitor Values

To maintain the RTC’s accuracy, the external capacitor values should be chosen to provide the manufacturer's specified load capacitance (C_{load}) for the crystal when combined with the parasitic capacitance of the circuits traces, socket (if used), package, and ICH/PCH input capacitances. The following equation can be used to choose the external capacitance values:

\[
C_{load} = \frac{[(C_1 + C_{in1} + C_{trace1})*(C_2 + C_{in2} + C_{trace2})]/[(C_1 + C_{in1} + C_{trace1} + C_2 + C_{in2} + C_{trace2})]} + C_{parasitic}
\]

Where:
- C_{load} = Crystal’s load capacitance. This value can be obtained from Crystal’s specification.
- C_{in1}, C_{in2} = input capacitances at RTCX1, RTCX2 pins of the ICH/PCH. These values can be obtained in the ICH/PCH’s data sheet.
- C_{trace1}, C_{trace2} = Trace length capacitances measured from the Crystal terminals to RTCX1, RTCX2 pins. These values depend on the characteristics of board material, the width of signal traces and the length of the traces. The typical value of this capacitance is approximately equal to:
  \[C_{trace} = \text{trace length} \times 2 \text{ pF/inch}\]
- C_{parasitic} = Crystal’s parasitic capacitance. This capacitance is created by the existence of electrode plates and the dielectric constant of the crystal blank inside the crystal part. Refer to the crystal's specification to obtain this value.

Ideally, C1 and C2 can be chosen such that C1 = C2. Using the equation of C_{load} above, the value of C1/C2 can be calculated to give the best accuracy (closest to 32.768 kHz) of the RTC circuit at room temperature. However, C2 can be chosen such that C2 > C1. Then C1 can be trimmed to obtain 32.768 kHz.

In certain conditions, both C1/C2 values can be shifted away from the theoretical values (calculated values from the above equation) to obtain the closest oscillation frequency to 32.768 kHz. When C1 and C2 values are smaller than the theoretical values, the RTC oscillation frequency will be higher.

The following example will illustrates the use of the practical values for C1 and C2, in the case that theoretical values can not ensure the accuracy of the RTC in a low temperature condition:

**Example 1:**

According to a required 12 pF load capacitance of a typical crystal that is used with the ICH/PCH, the calculated values of C1 = C2 is 18 pF at room temperature (25 °C) to yield a 32.768 kHz oscillation.

At 0 °C the frequency stability of crystal gives –23 ppm (assumed that the circuit has 0 ppm at 25 °C). This makes the RTC circuit oscillate at 32.767246 kHz instead of 32.768 kHz.

If the values of C1 and C2 are chosen to be 6.8 pF instead of 18 pF, this will make the crystal oscillate at a higher frequency at room temperature (+23 ppm) but this configuration of C1 and C2 makes the circuit oscillate closer to 32.768 kHz at 0 °C. The 6.8 pF value of C1 and C2 is the **practical value**.
Note that the temperature dependency of crystal frequency is a parabolic relationship (ppm / degree squared). The effect of the crystal’s frequency when operating at 0 °C (25 °C below room temperature) is the same when operating at 50 °C (25 °C above room temperature).

The values of C1 and C2, calculated from the equation above are only the theoretical values. Ideally, these values will be the same as practical values. However, the values of C1 and C2 should be chosen based on the values that give the best accuracy of the RTC circuit. In every specific board design, these practical values may be slightly different from theoretical values.

3.2 RTC Signals

3.2.1 Signals on RTCX1 and RTCX2 Pins

The RTC oscillation signal is a sinusoidal signal that provides a 32.768 kHz frequency to the ICH/PCH. This is a small analog signal with peak-to-peak voltage about 200 mV–500 mV. The voltage swing on RTCX2 will be slightly larger than the voltage swing on RTCX1, since RTCX2 signal is amplified through the internal inverter of the ICH/PCH.

The RTC circuit oscillates with extremely low bias current (refer to specific component datasheet for IccRTC maximum value); therefore, this signal is very sensitive to the environmental conditions such as board residue (solder flux, dust), humidity, etc. For example, touching directly on this circuit may cause leakage that can completely attenuate the oscillation signal and make the RTC oscillation stop.

Measuring RTCX1 and RTCX2 is accomplished only by using the following technique to minimize any measurement equipment loading effects.

1. Configure an Analog Devices AD823* (AD823AN) or equivalent Op Amp with very high input impedance (on the order of 10E12 – 10E14), as a unity gain follower as shown below. Note: This may be different depending on the Op-Amp used. See Figure 9 for an illustration.

2. The conductor between the signal being measured and the Op Amp input must be less than 4 mm with a direct connection preferable. The VS+ must be connected to a voltage source that is on all the time, such as an external supply or a 9 V battery.

3. Collect the RTC electrical characteristics:
   a. Place an oscilloscope probe with sufficient ground reference on the Op-Amp output. The oscilloscope should be configured for 100 mV/DIV and 20 µs/DIV with a trigger set to approximately 200 mV, or until capture is obtained. Record the RTCX1 Vpp. Optional data can be captured such as: DC Offset of RTCX1 and 2 Vpp of RTCX2, DC level for VBIAS, and IccRTC.
Figure 9. Example OP-Amp Configuration

AD822AR-3V Op-Amp configured for "unity gain"

Figure 10 shows an example of a screen capture on the RTCX1 and RTCX2 signals:

Figure 10. Screen-Capture of RTCX1 and RTCX2 Signals on Scope
3.2.2 VBIAS

The external VBIAS circuit is only required for ICH1/2/3/4. All other platforms have integrated the external VBIAS circuit.

For ICH1/2/3/4, VBIAS is a DC voltage level that is necessary for biasing the RTC oscillator circuit. This DC voltage level is filtered out from the RTC oscillation signal by the RC network of R2 and C3 (see Figure 2 and Figure 3). Therefore, it is a self-adjusted voltage. Board designers should not manually bias the voltage level on VBIAS. Checking the VBIAS voltage level is used for testing purposes only to determine the right bias condition of the RTC circuit.

VBIAS should be at least 200 mV DC on ICH1/2/3/4. The RC network of R2 and C3 will filter out most of AC signal that exist on this pin, however, the noise on this pin should be kept minimal in order to ensure the stability of the RTC oscillation.

Probing VBIAS requires the same technique as probing the RTCX1, RTCX2 signals (using Op-Amp)

VBIAS is also very sensitive to environmental conditions.

3.2.3 SUSCLK

SUSCLK is a square wave-form signal output from the RTC oscillation circuit. Depending on the quality of the oscillation signal on RTCX1 (largest voltage swing), SUSCLK duty cycle can be between 30–70%. If the SUSCLK duty cycle is beyond 30%–70% range, it indicates a poor oscillation signal on RTCX1 and RTCX2.

SUSCLK can be probed directly using a normal probe (50 Ω input impedance probe) and is the appropriate signal to check the RTC frequency to determine the accuracy of the ICH/PCH’s RTC Clock (see Section 3.4.2 for details).
3.3 RTC Accuracy

The ICH/PCH RTC circuit is a low current circuit designed to provide accurate time keeping service, at an extremely low current consumption (IccRTC) a maximum of 5 or 6 μA (please refer to specific component datasheet for IccRTC max value). As a result, this circuit is subject to adverse influences, which must be addressed or understood to ensure the best possible RTC accuracy.

The RTC accuracy can be affected by the following primary factors:

3.3.1 RTC Voltage

The RTC accuracy can be affected by the voltage of battery. In general, when the battery voltage decays, the RTC accuracy also decreases. High accuracy (less than ±10 ppm which does not include Crystal’s tolerance) can be obtained when VccRTC is larger than the min voltage specification. For example: 20 ppm is equivalent with 1.728 sec error in one day.

\[
PPM = ((Fo - 32.7680) / 32.768) \times 10^6 \\
1 \text{ day} = 24 \text{ hours/day} \times 60 \text{ min/hour} \times 60 \text{ sec/min} = 86400 \text{ sec} \\
20 \text{ ppm} \times 1 \text{ day} = (20 \times 86400) / 1000000 = 1.728 \text{ sec}
\]

3.3.2 External Capacitance Load

The external capacitance load values are combined with the external capacitor values, the capacitance of the circuit’s trace, socket, and package. These values should be matched to the actual load capacitance required of the crystal used for the RTC accuracy. Refer to Section 3.1 for guidelines to calculate the external capacitance.

3.3.3 RTC Circuit Layout Considerations

Since the RTC circuit is very sensitive and requires high accuracy oscillations, reasonable care must be taken during the layout and routing of the RTC circuit. Some recommendations are:

- Reduce trace capacitance by minimizing the RTC trace length. The ICH/PCH requires a trace length less than 1 inch on each branch (from crystal’s terminal to RTCXn pin). Routing the RTC circuit should be kept simple to reduce the trace length measurement and increase accuracy on calculating trace capacitances. Trace capacitance depends on the trace width and dielectric constant of board’s material. On FR-4, a 5-mil trace has approximately 2 pF per inch.
- Trace signal coupling must be reduced. Avoid routing noisy periodic signals close and parallel to RTCX1, RTCX2, and VBIAS.
- Ground referencing is highly recommended.

3.3.4 Environmental Conditions

The crystal temperature itself will impact the RTC accuracy. The deviation from room temperature will reduce the RTC accuracy unless this factor is compensated by using the practical configuration of C1, C2 value (See Section 3.1 for details).

Condensation from humidity can also affect the RTC accuracy due to leakage on RTC signals (see Section 3.2 for details).

Note: Heat will damage the crystal when reworking the boards. Follow the specification of the crystal to set the right temperature for operation.
3.4 RTC Accuracy Determination and Frequency Measurement Technique

The accuracy of RTC clock can be determined by many different methods. Two common methods for checking RTC accuracy are:

- Using timekeeping-baseline-device (via BIOS and system NVRAM)
- Using Time-Interval-Analyzer on SUSCLK signal

3.4.1 Using Timekeeping Baseline Device

Accuracy of the baseline device is crucial to determining RTC accuracy. The use of a watch or clock is not sufficiently accurate for 25 ppm range accuracy over the periods used during these tests. It is required that a Global Positioning System device (GPS) be used instead. A GPS contains a clock that is reset at acquisition time to an extremely accurate time. Over time though, the GPS time will drift like any other clock. For this reason the GPS should be reset, powered on outside and allowed to synchronize, within 15 minutes of either setting time on motherboard or using it for a standard readout.

3.4.2 Using the Time Interval Analyzer

Using an Agilent* TIA (Time Interval Analyzer) or the equivalent is a very accurate way of measuring the RTC frequency. This tool can measure the 32.768 kHz frequency of the RTC with a tolerance typically less than ± 20 mHz (mili-Hertz).

It is ideal to use this equipment to determine the configurations of the fork tuning capacitors C1 and C2 which are described in Section 3.1. This is to get the most accurate frequency on the RTC circuit.

The following is a description of how to use an Agilent TIA to calculate the frequency of the RTC circuit:

1. The frequency of RTC oscillator can be monitored on the SUSCLK signal of the ICH/PCH. Locate SUSCLK signal on the board and connect this signal to the probe of Agilent-TIA with a properly connected ground pin.

2. Run the Agilent-E1743A program. Target frequency should be set to 32.768 kHz.(Refer to Agilent TIA user manual for more information on how to setup the equipment.)

3. On TIA menu, click on "Measure/View Setup," the setup dialog box will appear as shown in Section 11
The pacing number is the number of clock edges that the TIA will count before it capture for each time stamp. Depending on the TIA memory size, the number of samples varies (1024, 4096, etc.), chose the largest number possible. The measured frequency \( F_0 \) will be calculated based upon the average period of all samples. This is the frequency of the RTC clock. The following formula is used to calculate the PPM:

\[
PPM = \left[ \frac{|F_0 - 32.768 \text{ kHz}|}{32.768 \text{ kHz}} \right] \times 10^6
\]
4 Influences Under Environmental Stress

**Crystal Characteristics:** Typical 32.768 kHz crystals have an operating temperature ceiling of 60 °C, thus limit the test temperature accordingly. In addition, the temperature coefficient of these crystals can cause time-loss of approximately 3 sec/day at 60 °C.

**Fork Capacitor Tuning:** The timekeeping of the RTC is dependent on the RTCX1 input voltage swing. Oscillation that is marginal may result in failure to meet Vih of this input and thus “ticks” of the clock may be missed resulting in time-loss. Optimum Vpp of this RTCX1 signal is achieved by accurately matching the crystal’s C-load specification (typically 12 pF).

**Board Leakage:** Since this circuit operates at such low current, it is very sensitive to sources of leakage on the motherboard. Manufacturing residue can cause leakage as well as condensation on the board encountered during temperature and/or humidity testing.

**Timekeeping Baseline Device:** Time of motherboards is typically compared to a baseline device, like a watch or other baseline clock device believed to be accurate. The case is that most timekeeping devices like this are not sufficiently accurate. This can cause an additional source of error.
5 Optimizations for Stress Testing

To obtain the best RTC accuracy in environmental stress conditions, the above listed factors can be optimized. While there is little that can be done to change crystal characteristics, there are opportunities to maximize the oscillator voltage swing and to minimize board leakage; described below:

**Fork Capacitor Tuning:** The fork capacitors (C1/C2) must be chosen to provide the greatest Vpp (of RTCX1) yet still providing the best accuracy. This is typically accomplished by laboratory analysis and is specific to each motherboard (see Section 3.1 for details). Analysis of several motherboards has shown that 18 pF is optimum for many designs. This analysis is accomplished by monitoring SUSCLK accuracy with extremely sensitive measurement equipment that can measure frequency to a PPM range of less than 2 ppm. The SUSCLK output is monitored (and IccRTC may be monitored) for various configurations of fork caps. All this can be accomplished at room/ambient conditions. The goal is to obtain a capacitor choice that provides greatest Vpp and the best accuracy.

**Board Leakage:** Care must be taken to ensure that there is no manufacturing residue left on the motherboard when performing environmental stress testing. Consider a solder paste containing less flux which is an organic acid that becomes conductive in moisture. Ensure cleaning after the solder process, especially for water soluble flux. Pay careful attention to underneath discrete components of the RTC circuit and the ICH/PCH package.

Another source of leakage is condensation which may occur on the motherboard during an environmental stress test. This absolutely must be prevented. Choice of a non-condensing chamber profile can ensure that dew-points are not encountered. An acceptable profile is listed below, showing both temperature and relative humidity (%RH) requirements. There must be sufficient air flow in the chamber to prevent temperature spots, which could also cause condensation. The key to preventing condensation is not allowing temperature to ramp when the board is exposed to humidity. As the air temperature rises, while there is moisture in the air, the board will always be cooler than the air temperature thereby causing condensation.

**Non-Condensing Temperature/Humidity Profile:**

1. Hold at ambient (25 °C/25%RH) for 30 minutes.
2. Ramp temperature at a constant rate to a maximum of 60 °C over at least 30 minutes while maintaining 25%RH.
3. Ramp up %RH at a constant rate to a maximum of 85% over at least 2 hours while maintaining temperature set in step 2.
4. Hold at sustained temp/RH for user defined time.
5. Ramp down %RH at a constant rate to 25% over at least 2 hours while maintaining temperature set in step 2.
6. Ramp down temperature at a constant rate to 25 °C over at least 30 minutes while maintaining 25% RH.
7. Jump back to Step 1 n times.

**RTC Accuracy Determination Device:** Use appropriate device to check the accuracy of the RTC clock (see Figure 10).
The ICH/PCH’s RTC external oscillator is an extremely sensitive circuit because it operates at a very small current. Care must be taken when working with this circuit.

To ensure the accuracy of the ICH/PCH RTC circuit for each specific board design and RTC circuit layout, the external load capacitance should be optimized by choosing correct values of the tuning fork capacitors C1/C2.

The occurrence of time-loss under environmental stress conditions is dependent on motherboard factors (cleanliness, discrete component characteristics, layout, fork capacitor values), and condensation. If time-loss is observed on your system, check all of the sources of inaccuracy listed in this document to improve immunity of the internal ICH/PCH oscillator to time loss.